PA15FL • PA15FLA

HTTP://WWW.APEXMICROTECH.COM (800) 546-APEX (800) 546-2739

FEATURES

- HIGH VOLTAGE — 450V (±225V)
- LOW COST
- LOW QUIESCENT CURRENT — 3.0mA MAX
- HIGH OUTPUT CURRENT — 200mA
- PROGRAMMABLE CURRENT LIMIT

APPLICATIONS

- PIEZOELECTRIC POSITIONING
- HIGH VOLTAGE INSTRUMENTATION
- ELECTROSTATIC TRANSDUCERS
- PROGRAMMABLE POWER SUPPLIES UP TO 440V

DESCRIPTION

The PA15FL is a high voltage, low quiescent current MOSFET operational amplifier designed as a low cost solution for driving continuous output currents up to 200mA and pulse currents up to 350mA into capacitive loads. The safe operating area (SOA) has no second breakdown limitations and can be observed for all type loads by choosing an appropriate current limiting resistor. The MOSFET input stage has integrated static and differential mode protection. The MOSFET output stage is biased AB for linear operation. External compensation provides flexibility in choosing bandwidth and slew rate for the application. The 10-pin power SIP package is electrically isolated.

EQUIVALENT SCHEMATIC



10-PIN SIP
PACKAGE STYLE FL
Formed leads available
See package style FU

TYPICAL APPLICATION



LOW POWER, PIEZOELECTRIC POSITIONING

Piezo positioning may be applied to the focusing of segmented mirror systems. The composite mirror may be composed of hundreds of elements, each requiring focusing under computer control. In such complex systems the PA15FL reduces the costs of power supplies and cooling with its advantages of low cost and low quiescent power consumption while increasing circuit density with the SIP package.

EXTERNAL CONNECTIONS



PHASE COMPENSATION

GAIN	C_C	R_C
≥ 1	33pf	1KΩ
≥ 10	OPEN	OPEN

$$R_{CL} \cong \frac{.6}{I_{CL}}$$

ABSOLUTE MAXIMUM RATINGS

SUPPLY VOLTAGE, $+V_S$ to $-V_S$	450V
OUTPUT CURRENT, source, sink	See SOA
POWER DISSIPATION, continuous @ T_C = 25°C	30W
INPUT VOLTAGE, differential	±25V
INPUT VOLTAGE, common mode	$\pm V_S$
TEMPERATURE, pin solder - 10s max	260°C
TEMPERATURE, junction[2]	150°C
TEMPERATURE RANGE, storage	–40 to +85°C
OPERATING TEMPERATURE RANGE, case	–25 to +85°C

SPECIFICATIONS

PARAMETER	TEST CONDITIONS[1]	PA15FL MIN	PA15FL TYP	PA15FL MAX	PA15FLA MIN	PA15FLA TYP	PA15FLA MAX	UNITS
INPUT								
OFFSET VOLTAGE, initial			2	10		.5	3	mV
OFFSET VOLTAGE, vs. temperature	Full temperature range		15	50		5	20	µV/°C
OFFSET VOLTAGE, vs. supply			10	50		*	*	µV/V
OFFSET VOLTAGE, vs. time			75			*		µV/√kh
BIAS CURRENT, initial			200	2000		*	*	pA
BIAS CURRENT, vs. supply			4			*		pA/V
OFFSET CURRENT, initial			50	500		30	200	pA
INPUT IMPEDANCE, DC			10^{11}			*		Ω
INPUT CAPACITANCE			4			*		pF
COMMON MODE VOLTAGE RANGE[3]		$\pm V_S$–15			*			V
COMMON MODE REJECTION, DC	V_{CM} = ±90V	80	98		*	*		dB
NOISE	10KHz BW, R_S = 1KΩ, C_C = OPEN		2			*		µVrms
GAIN								
OPEN LOOP, @ 15Hz	R_L = 2KΩ, C_C = OPEN	94	111		*	*		dB
GAIN BANDWIDTH PRODUCT at 1MHz	R_L = 2KΩ, C_C = OPEN		5.8			*		MHz
POWER BANDWIDTH	R_L = 2KΩ, C_C = OPEN		24			*		kHz
PHASE MARGIN	Full temperature range		60			*		°
OUTPUT								
VOLTAGE SWING[3]	I_O = ±200mA	$\pm V_S$–15	$\pm V_S$–10		*	*		V
CURRENT, continuous		±200			*			mA
SLEW RATE, A_V = 100	C_C = OPEN		20		20	30		V/µs
CAPACITIVE LOAD, A_V = +1	Full temperature range	100			*			pf
SETTLING TIME to .1%	C_C = OPEN, 2V step		2			*		µs
RESISTANCE, no load			50			*		Ω
POWER SUPPLY								
VOLTAGE[5]	See note 5	±50	±150	±225	*	*	*	V
CURRENT, quiescent,			2.0	3.0		*	*	mA
THERMAL								
RESISTANCE, AC, junction to case[4]	Full temperature range, F > 60Hz			2.5			*	°C/W
RESISTANCE, DC, junction to case	Full temperature range, F < 60Hz			4.2			*	°C/W
RESISTANCE, junction to air	Full temperature range		30			*		°C/W
TEMPERATURE RANGE , Case	Meets full range specifications	–25		+85	*		*	°C

NOTES: * The specification of PA15FLA is identical to the specification for PA15FL in applicable column to the left.
1. Unless otherwise noted: T_C = 25°C, compensation = C_C = 33pF, R_C = 1KΩ, R_{CL} = 0. DC input specifications are ± value given. Power supply voltage is typical rating.
2. Long term operation at the maximum junction temperature will result in reduced product life. Derate internal power dissipation to achieve high MTTF.
3. $+V_S$ and $-V_S$ denote the positive and negative power supply rail respectively.
4. Rating applies if the output current alternates between both output transistors at a rate faster than 60Hz.
5. Derate max supply rating .625 V/°C below 25°C case. No derating needed above 25°C case.

CAUTION The PA15FL is constructed from MOSFET transistors. ESD handling procedures must be observed.

The exposed substrate contains beryllia (BeO). Do not crush, machine, or subject to temperatures in excess of 850°C to avoid generating toxic fumes.

POWER DERATING



QUIESCENT CURRENT



POWER RESPONSE



SMALL SIGNAL RESPONSE



SMALL SIGNAL RESPONSE



PHASE RESPONSE



SWING FROM $+V_S$



SWING FROM $-V_S$



OPEN LOOP OUTPUT IMPEDANCE



HARMONIC DISTORTION



COMMON MODE REJECTION



POWER SUPPLY REJECTION



GENERAL

Please read Application Note 1 "General Operating Considerations" which covers stability, supplies, heat sinking, mounting, current limit, SOA interpretation, and specification interpretation. Visit www.apexmicrotech.com for design tools that help automate tasks such as calculations for stability, internal power dissipation, current limit; heat sink selection; Apex's complete Application Notes library; Technical Seminar Workbook; and Evaluation Kits.

CURRENT LIMIT

For proper operation, the current limit resistor (R_{CL}) must be connected as shown in the external connection diagram. The minimum value is 2 ohm, however for optimum reliability the resistor value should be set as high as possible. The value is calculated as follows; with the maximum practical value of 150 ohms.

$$R_{CL} = \frac{.6}{I_{LIM}}$$

SAFE OPERATING AREA (SOA)

The MOSFET output stage of this power operational amplifier has two distinct limitations:

1. The current handling capability of the MOSFET geometry and the wire bonds.
2. The junction temperature of the output MOSFETs.



INPUT PROTECTION

Although the PA15FL can withstand differential input voltages up to ±25V, additional external protection is recommended. In most applications 1N4148 or 1N914 signal diodes are sufficient (D1-D4 in Figure 2a). In more demanding applications where low leakage or low capacitance are of concern 2N4416 or 2N5457-2N5459 JFETs connected as diodes will be required (Q1-Q4 in Figure 2b). In either case the input differential voltage will be clamped to ±1.4V. This is sufficient overdrive to produce maximum power bandwidth.

POWER SUPPLY PROTECTION

Unidirectional zener diode transient suppressors are recommended as protection on the supply pins. The zeners clamp transients to voltages within the power supply rating and also clamp power supply reversals to ground. Whether the zeners are used or not, the system power supply should be evaluated for transient performance including power-on overshoot and power-off polarity reversals as well as line regulation.

Conditions which can cause open circuits or polarity reversals on either power supply rail should be avoided or protected against. Reversals or opens on the negative supply rail are known to induce input stage failure. Unidirectional transzorbs prevent this, and it is desirable that they be both electrically and physically as close to the amplifier as possible.

STABILITY

The PA15FL has sufficient phase margin to be stable with most capacitive loads at a gain of 10 or more, using the recommended phase compensation.

The PA15FL is externally compensated and performance can be tailored to the application. Use the graphs of small signal response and power response as a guide. The compensation capacitor C_C must be rated at 500V working voltage. An NPO capacitor is recommended. The compensation network C_CR_C must be mounted closely to the amplifier pins 8 and 9 to avoid spurious oscillation.

FIGURE 2. OVERVOLTAGE PROTECTION



PA15FLU REV B FEBRUARY 2007